In modern CMOS digital design, the noise immunity has come to have an almost equal importance to the power consumption. In the last decade, many low power design schemes have been presented. However, no one can simply judge which one is the best from the noise immunity point of view. In this paper, we investigate the noise immunity of the static CMOS low power design schemes in terms of logic and delay errors caused by different kinds of noise existing in the static CMOS digital circuits. To fulfill the aims of the paper, first a model representing the different sources of noise in deep submicron design is presented. Then the model is applied to the most famous low power design schemes to find out the most robust one with regard to noise. Our results show the advantages of the dual threshold voltage scheme over other schemes from the noise immunity point of view. Moreover, it indicates that noise should be carefully taken into account when designing low power circuits; otherwise circuit performance would be unexpected. The study is carried out on three circuits; each is designed in five different schemes. The analysis is done using HSPICE, assuming 0.18 µm CMOS technology. key words: noise immunity, low power, power supply noise, digital design
Introduction
In the past, noise was not such a big issue in digital integrated circuits. However, the continuous progress in semiconductor technology put the noise issue among the major concerns of digital CMOS IC designers. With the modern technology trend, the complexity of integrated circuits is approaching one billion transistors as described by ITRS [1] . Recently, interconnects have a smaller width/depth ratio and are more condensed resulting in increases in their resistance and coupling/mutual parasitic capacitance and inductance [2] . Moreover, the transistor size is scaled down to 65nm and below, which entails decreasing the supply voltage for the sake of device reliability. In consequence, the device threshold voltage is also scaled down in order to keep the circuit performance. One more feature of the modern digital CMOS IC is that the clock frequency has become higher and steeper, which means that the rate of current change (di/dt) due to the switching process has also become higher. The high di/dt increases the effect of parasitic inductance of the bonding wire and internal power/ground net, which adds an effective noise source to the digital circuits. Furthermore, parametric variations due to technology, temperature variaManuscript received March 1, 2005. Manuscript revised February 8, 2006 . † The author is with the Dept. of Electronic Engineering, The University of Tokyo, Tokyo, 113-8685 Japan.
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tion as well as electromagnetic interference could be serious noise sources in future digital design. For all these reasons, the signal integrity became a crucial problem in modern CMOS digital integrated circuits design. On the other hand, power consumption is also an important quantity in modern digital CMOS circuits because of the rapidly increasing use of battery-powered equipments. The need to decrease the heat generated inside the die for the sake of interconnects' reliability and better circuit performance, as well as to lower the cost of packaging and cooling systems, is the driving force behind the invention of many low power CMOS design schemes [3] , [4] .
The effects of different kinds of noise sources on the performance of static CMOS low power schemes were not studied completely so far. So that, in this paper, we have investigated the effect of noise on performance of the most famous low power digital design schemes in terms of logic error and delay error. In addition to identifying the robust low power design scheme, the results clearly demonstrate that the low power design could also have high noise immunity compared with traditional design.
The rest of the paper is organized as follows: Sect. 2 contains a concise review of the LP schemes used for evaluation. In Sect. 3, the noise sources in the digital circuits and a model of these sources are presented. A statistical analysis of the logic error in different logic gates has been presented in Sect. 4. Section 5 contains the simulation results followed by the conclusion and future work.
Low Power Schemes for Evaluation
In CMOS digital circuits, power dissipation consists of dynamic and static components. Since dynamic power is proportional to the square value of the supply voltage (V DD ) and static power also has positive dependence on V DD , lowering the supply voltage is obviously the most effective way to reduce the power consumption. With the scaling of supply voltage, transistor threshold voltage (V th ) is also scaled in order to satisfy the performance requirements. Unfortunately, such scaling leads to an increase in leakage current, which becomes an important concern in low-voltage highperformance circuit designs. The minimization of the power consumption in digital systems has been tackled through many ways [3] , [4] . Most of these ways are within one or more of the following methodologies: (i) decrease the supply voltage when possible, (ii) increase the threshold voltage when possible, and (iii) disconnect the power supply when Copyright c 2006 The Institute of Electronics, Information and Communication Engineers the circuit is in the sleep mode. There are some other ways used for low power digital design such as using multiple channel lengths and oxide thicknesses [5] . However, in this work, we consider only three different schemes. Each utilizes one of the three mentioned approaches. The schemes can be summarized as follows.
Dual Supply Voltage Scheme
In this technique, two supply voltage values are used [6] . The higher is assigned to the gates in critical path(s) in order to keep the circuit performance, while the lower supply voltage is assigned to some of the other gates according to slack time. As a result, a considerable part of the consumed power can be saved. To avoid the creation of leakage current paths, the higher V DD cluster should be placed in front of the lower V DD cluster; otherwise a voltage level converter (LC) [7] should be used to adapt the output of the low V DD gate to the input of the high V DD gate. In this work, the technique will be referred to as DSVCMOS (Dual Supply Voltage CMOS scheme). The testing circuits of this technique have been design by using the methodology described in [8] where the level converters are inserted if needed.
Dual Threshold Voltage CMOS Scheme
In this scheme, two threshold voltage values are used. The higher is assigned to the gates outside critical path. Therefore, the leakage power in these gates is reduced. While to maintain the circuit performance, a lower threshold voltage is assigned to gates in the critical path [9] , [10] . Unlike the dual supply voltage technique, no additional level converters are required and hence neither area nor power overhead is added. The scheme will be referred to as (DVTCMOS). In this work, the testing circuits of this technique have been design according to the methodology described in [9] .
Multiple Threshold Voltage CMOS
The multiple threshold voltage CMOS (MTCMOS) circuit was proposed by inserting high V th transistor(s), which is sometimes called sleep transistor, in series to a low threshold voltage circuit [11] . In active mode, the sleep transistor is turned on; therefore, the supply voltage is applied to the circuit. Since the on-resistance of the sleep transistor is small, the virtual ground line almost works as a real ground line with slight error depending on the size of the sleep transistor. The effect of sleep transistor size on performance of the digital circuits had been studied in [12] . In standby mode, the sleep transistor is turned off and hence the leakage current will be very low. In this work, the size of the sleep transistor is chosen such that the effective supply voltage is decreased by less than 5%.
Noise Sources and Noise Modeling

Noise Sources
The main reason of all kinds of noise sources in the modern digital circuits is the existence of parasitic elements which became more effective everywhere, inside and outside the die as shown in Fig. 1 [13] - [15] . In the following subsection, we, briefly, explore the different noise sources in digital circuits.
Power Supply and Ground Bounce Noise
Power supply and ground bounce noise includes IR drop and di/dt noise. Traditionally, IR drop occurs mostly on chip and di/dt was considered only in the package. However, as the technology of VLSI is developed toward nano technology with faster switching speed and higher density, the inductive component of the off-chip wires and on-chip interconnects cannot be ignored. di/dt noise is caused by the sudden change in the current of power/ground net due to the switching processes. The deleterious effect of the supply/ground noise can be ranged from deterioration of the circuit speed due to decreasing the effective value of the supply voltage to the generation of false pulses, which may tend to function failure [16] - [18] .
Crosstalk Noise
Crosstalk is induced due to capacitive and/or inductive coupling between two, (or more), adjacent wires when their parasitic cross-coupling capacitance and/or inductance are large enough to influence the electrical characteristics of each other. Whenever a transition takes place in a wire, a noise pulse is produced through this coupling in another wire(s). It has been shown that crosstalk between interconnects can significantly affect the performance of the design [19] , [20] . The major effects of crosstalk are delays, which change signal propagation time and thus can cause setup or hold time failures, and glitches, which can cause voltage spikes on wires resulting in false logic behavior. Although there are some efforts to avoid the crosstalk during the design phase, it is difficult to be totally eliminated [21] . To mathematically model the crosstalk signal is a tough task. That is, in a real circuit, a given signal line may be coupled with several thousands signal lines [20] .
Other Noise and Pseudo Noise Sources
The other noise sources are due to electromagnetic interference with the adjacent IC on the same board as well as the signal reflection due to impedance mismatching. There is some other pseudo noise because of the parametric variation during the fabrication phase, the temperature variation during circuit operation in addition to the unreliable extraction of the parasitic elements during the design phase. These pseudo noise sources can be treated statistically because it is too complicated to determine in the design phase.
Noise Model
To accurately model the noise in a digital system, the model should include all kinds of noise sources discussed so far. In this work, the noise has been modeled as a random voltage source. The noise sources in adjacent gates are strongly correlated; especially the power supply/ground noise. So that, in our model, there are common noise sources in power line (N cs ) and in ground line (N cg ) in order to express the correlated noise. The other noise sources in power/ground net (N gs , N gg ) are to represent the uncorrelated noise sources mentioned in Sect. 3.1.3 in addition to the local noise in each gate. In other words, the total power supply and ground noise can be expressed by (N cs + N gs ) and (N cg + N gg ) respectively.
The noise on interconnects, in our model, is represented by two components. The first is the crosstalk noise, which is represented by the noise source (N i ). The second component is the noise propagated from the power/ground lines of preceding stage(s), which is (N cs + N gs ), or (N cg + N gg ).
It is obvious that the model expresses all noise sources existing in the digital circuits. The noise sources are assumed to have Gaussian distribution. The variances of the noise sources can be controlled during the evaluation. In this way, we can measure the noise immunity of different circuit techniques at specific noise levels. Figure 2 shows a schematic diagram of a digital circuit with the modeled noise sources.
Statistical Analysis of Logic Error Rate
In this section, we aim to evaluate the logic error rate in the different low power design schemes. Since all low power schemes mentioned in this work are based on static CMOS topology, the noise immunity difference between them will be mainly due to the difference in transistor threshold voltage V th and supply voltage V DD . As first step in evaluating the noise immunity of a digital system, we statistically evaluate the logic error caused by noise in the gates, which would be used in the different LP techniques. In this work, we consider only the evaluation of the logic error in an inverter gate as an example. The result could be extended to evaluate the logic error probability in the other logic gates (AND, OR, etc.) and hence in a digital system. Based on the noise model discussed in the previous section, the inverter gate is affected by three noise sources as shown in Fig. 3 . Consequently, the power/ground and input levels are fluctuated. If any (two or all) of them crosses a certain threshold level, the gate output will be likely in error. This error comes either as propagated from the input or generated because of power supply and/or ground fluctuation. Assuming that the input signal, power supply and ground are corrupted with noise having a Gaussian distribution function as shown in Fig. 4 . Where the noise variances of input (0/1), V DD and ground are σ (2) [22] . Although V IL and V IH depend on the ratio of PMOS and NMOS sizes, we assumed symmetrical inverter for simplicity.
Fig . 3 Noise in inverter circuit.
Consider the inverter gate as a transmission channel. The output will be likely in error in two cases: 1) A logic zero at the input is transmitted or generated as logic zero at the output. This will likely happen in the following circumstances: i) If the difference between the input logic zero and the ground levels, (v i0g =V I0 -V G ), exceeds V IL while the ground voltage (V G ) is less than V IL and the difference between the supply voltage and the input logic zero (
. In this case, the NMOS and PMOS will switch (by fault) as shown in Fig. 5(a) . It is important to consider the value of V G . That is, if V G is higher than V IH , the output will be logically correct though the input is not. To not to be pessimistic, we consider the values of V G that are less than V IL (we have ignored the cases of V G in the range (V IL ,V IH )). The condition, (v di0 is less than V IL ), is considered to limit the counted errors to the cases where the PMOS transistor is off.
ii) If the input logic zero level is correct (V I0 -V G less than V IL ) while the supply voltage (V D ) is less than V IH . The value of V D determines the output status. If V D is less than V IH , the output might be logically incorrect.
The possible switching conditions and events are summarized in Fig. 5(c) , wherein the solid lines show the con- sidered conditions for the probable incorrect output zeros. The union of i and ii gives the probability of logic zero error, which can be formulated as follows.
Where the subscripts prop and gen stand for propagation and generation respectively. A is the probability that v i0g exceeds V IL ; B is the probability that V G is less than V IL , C is the probability that v di0 is less than V IL and D is the probability that V D is less than V IH . A, B, C and D can be given by Eqs. (4)-(7) .
Where µ I0 , µ G and µ D are the average values of V I0 , V G and V D respectively.
2) A logic one at the input is transmitted or generated as logic one at the output. This will likely happen in the following circumstances:
is less than V IL . The NMOS and PMOS will switch (by fault) as shown in Fig. 5(b) . In this case, the value of V D determines the output status. If V D is higher than V IL , the output might be incorrect, which means that the supply noise might correct the error caused by the input noise. We consider the values of V D , which are higher than V IH to not to be pessimistic. As in the case 1, the condition, (v i1g is less than V IL ), is considered to limit the counted errors to the cases where the NMOS transistor is off.
ii) If the input logic one level is correct (v di1 less than V IL ) and V G is higher than V IH . If V G is higher than V IH , the output will be incorrect though the input is correct.
In this case, Fig. 5(d) summarizes the possible switching conditions and events, wherein the solid lines show the considered conditions for the probable incorrect output ones. The union of i and ii gives the probability of logic one error and it can be formulated as follows.
Where E is the probability that v di1 is higher than V IL , F is the probability that v i1g is less than V IL and G is the probability that V G is higher than V IH . E, G and F can be expressed by Eqs. (9)- (11) .
Where µ I1 is the average values of V I1 . The total output error probability (probable logic error rate) p is calculated by Eq. (12) .
Where α is the probability that the input is logic one; it is assumed to be 0.5.
As we mentioned earlier, the differences between the considered low power schemes are in V th and V DD . By using Eq. (12), we calculate the probable logic error rate of three different inverter gates at different noise levels assuming that µ I0 , µ G and µ I1 , µ D are zero and V DD respectively. The first gate has low V th and is powered at low V DD . It is referred to as (LV DD -LV th ). The second has Low V th and is powered at high V DD . It is referred to as (HV DD -LV th ). The third is powered at high V DD and has high V th . It is referred to as (HV DD -HV th ). In this work, we assumed 0.18 µm technology. So that, we assigned 1.8 V, 1.2 V for HV DD and LV DD respectively; while LV th and HV th are assumed to be The results imply that, as the noise level increases, the curves saturate and all gates have almost equal error rate, that is, the noise level becomes larger than the threshold level of all gates. However, at low noise level, there is a clear difference between the error probability of the gates; more specifically, HV DD -HV th gate has higher noise immunity (lower logic error) than HV DD -LV th or LV DD -LV th . It can be inferred from these results that the system, which is composed (totally or partially) of HV DD -HV th cells, would has lower logic error rate than that contains only HV DD -LV th or LV DD -LV th cells.
To examine the model, the simulation and calculation results of inverter have been compared as shown in Fig. 7 . Note that it is difficult to find the logic error rate by simulation at practical noise values. So that, the comparison has been done at sever noise conditions. The confidence intervals of the simulation results have been calculated using the formula given in [24] . The confidence level is 0.99. The simulation and calculation have been carried out assuming similar values for σ D , σ G and σ I at each calculation/simulation point. As shown in Fig. 7(a), 7(b) , the calculation results of HV DD -HV th and HV DD -LV th fit well in the confidence intervals (between the minimum and maximum values) of the simulation results. There is a relative systematic error (around −18%) between the simulation and calculation results of LV DD -LV th as shown in Fig. 7(c) .
Since the mathematical modeling of logic error of the digital systems is an on going task, we will use the current results to interpret the simulation results. In future we will extend this work to calculate the probable logic error rate in a digital system at a given noise level. 
Simulation Results
In order to compare the noise immunity of the mentioned low power techniques, three circuits have been designed and simulated assuming 0.18 µm technology. The circuits are 4 × 4 carry-save multiplier (ckt1), 4-bit ripple carry adder (ckt2) and a test circuit taken from [6] (ckt3). PathMill, from Synopsys, has been used during the design phase of the low power circuits to make the necessary timing analysis. For the sake of reliability comparison between the low power and the traditional design, the testing circuits have also been designed using the ordinary techniques. The ordinary techniques are (Low V th ) at which, all the gates have low V th and (High V th ) at which all the gates are high V th. . So, we have five different techniques for each of the three testing circuits. All but high-V th have the same critical path maximum speed.
Which low power technique is the robust one with regard to the noise and how is it compared with the traditional techniques? The answer of this question can be given by answering the following two sub-questions.
1-which technique will work correctly (with no logic error) under a higher noise level?
2-which technique has the lowest delay error due to the effect of a given noise level?
Logic Error Rate
To evaluate the logic error rate, Gaussian noise sources have been inserted in the testing circuits according to Fig. 2 . The noise is defined as piecewise linear (PWL) signal and the interval is chosen to be 70 pico second, which is slightly larger than the inverter delay of this technology. That is, the effective noise bandwidth is limited by the inverter delay. Then, the circuits have been simulated at discrete noise levels by using HSPICE. To get an accurate logic error result, the analysis has been done fifteen times. The results of HSPICE have been analyzed to evaluate the average logic error rate. The logic error rate of each technique is plotted against the noise level. The results are shown in Fig. 8 . In case of DSVCMOS, the simulation has been done twice; first, when the RMS of the noise sources are similar in all gates at each simulation point, the result in this case is referred to as DSVCMOS(1), second, the RMS of power supply noise sources are adjusted according to V DD utilized by the gate assuming that there are two separate power supply nets, one is for high V DD and the other is for the low V DD , the results in the second case is referred to as DSVCMOS (2) . In all curves of Fig. 8 , but DSVCMOS(2), the RMS of V DD , GND and input noise sources have been assigned similar values in all gates at each simulation point due to the lack of information about the relationship between the RMS of the different noise sources. In case of DSVCMOS(2), the RMS of low V DD noise source is equal to that of high V DD multiplied by the ratio of low V DD to high V DD [17] . Although it is difficult to exactly determine the minimum noise level at which the logic error starts to occur in each design technique, it is possible to find out which technique is the robust one by extrapolating the curves toward the horizontal axis. Doing that, we can say that the error will more likely happen at first in the DSVCMOS technique followed by Low V th and the MTCMOS with approximately the same degree, then in DVTCMOS and finally in the high V th technique. Excluding the high-V th technique from the results, it has longer critical delay. We can conclude the following two points.
1-The DVTCMOS is the robust low power technique among the investigated techniques.
2-The DVTCMOS is better than the traditional low V th not only in power consumption but also in logic error rate. This is the answer of the first sub-question. It is worth to note that it is very difficult in practice to measure a very low logic error rate even by simulation. For example, to produce a 10 −20 error rate in a 100 MHz clock system, we need to run for 10 12 second (around 4000 years), so that we accelerate the error rate by increasing the noise level. The validation of extrapolation process is confirmed by the calculations results given in Sect. 4.
Delay Error
In ordinary digital design, there are many paths with different propagation delays. One (or more) out of them is (are) critical. After converting the ordinary design into a low power one, many paths have a delay equal or at least very near to that of critical path especially if the concepts of potential slack [23] is used. In our testing circuits, we may find three path categories; these paths have similar delay in absence of the noise. The path categories are:
1. The original critical path, at which all gates are fed at high supply voltage and have low V th . This path exists in all testing circuits. It will be referred to as low V th high V DD (HV dd -LV t ) path. 2. A path has lower number of gates than the path in 1; the gates on this path are supplied by the same supply voltage value as path 1 but V th is higher. This category exists in the DVTCMOS technique. It will be referred to as high V th high V DD (HV dd -HV t ). 3. A path has lower number of gates than path in 1 with the same V th and powered at lower supply voltage. This path exists in the DSVCMOS circuits and it will be referred to as low V th low V DD (LV dd -LV t ).
The other paths have lower propagation delay than the delay of the critical path(s), which means that in presence of noise, their propagation delay would still almost lower than that of critical path. Therefore, they are less important than the above-mentioned paths because they will not determine the circuit speed in presence of noise. To compare the delay error due to noise in the mentioned paths, a statistical timing analysis to the propagation delay in these paths is done in presence of noise at different levels. Each path is consisted of inverter chain with unity fan out. The number of inverters is chosen such that the delays of all paths are identical at noise-free condition. The RMS of V DD , GND and input noise sources have been assigned similar values in all gates at each simulation point. It is assumed that the sleep transistor used in MTCMOS is large enough such that the difference between the performance of MTCMOS and that of HV dd -LV t is not substantial. So that MTCMOS is not included in this comparison. The mean and standard deviation values of the propagation delay of each path category is calculated and the results are as shown in Fig. 9 . The results imply that LV dd -LV t path is more susceptible to the noise than HV dd -HV t and HV dd -LV t . Therefore, in presence of the noise, the performance of the DSVCMOS circuits would be determined by the low voltage paths and would be determined by the high V th paths in case of DVTCMOS circuits. However, in terms of delay error, the DVTCMOS technique is better than DSVCMOS. This is the answer of the second sub-question. The results also imply that the effect of noise should be carefully taken into account when designing LP circuits by (i) accurate estimation of the noise level during the design phase, (ii) leaving an enough time slack room according to the noise level in the high V th paths in case of DVTCMOS circuits and in the Low V DD paths in case of DSVCMOS.
Power Consumption Comparison
Despite that the main objective of the paper is to investigate the noise immunity of low-power static CMOS design schemes, it is worth to compare the power consumption of each technique. The digital circuits may work in two modes, which are active mode and sleep mode. In active mode, a sequence of input vectors are supplied to the testing circuits and the sleep transistor is set on in the circuits implemented by MTCMOS technique. In sleep mode, the primary inputs of the testing circuits are connected to ground and the sleep transistor is set off. Although the input vector in the second case might not be the optimum vector to save the leakage power in the sleep mode, it has been applied to all circuits for fair comparison. The noise sources are disabled. The testing circuits are simulated and the power consumption are calculated and normalized to that of conventional technique (Low V th ) in the two different modes. The results are shown in Table 1 .
Discussion and Technology Dependence
From the above results, one can notice that (LV DD -LV th ) path or cell has the worst immunity form delay or logic er- Fig. 8 , the delay of the gate (path), which has HV th , is more sensitive to the decrease in V DD (caused by the noise) than the delay of the gate (path), which has LV th . That is, in presence of noise, the effective supply voltage is probably decreased and hence HV DD -HV th will show more delay than HV DD -LV th . The assumed technology during simulation or calculation is 0.18 µm technology. The ratio between HV DD and LV DD is calculated by using the formula reported in the papers concerning the dual supply voltage technique [3] keeping the constraints of critical path and minimum power consumption. The same thing has been done in choosing the high and low V th for DVTCMOS. For other technologies (larger/smaller), the ratios of LV DD /HV DD and HV th /LV th will not dramatically differ from those of 0.18 µm technology. Although the logic error rate that may occur in other technologies may not be the same as measured (calculated) in case of 0.18 µm technology, we believe that the results will have the same trend and hence our conclusion, regarding the robustness of DVTCMOS over the other LP design schemes, is valid for any other technology.
In a particular design, the average values and standard deviation of the noise sources could be derived using circuit simulator. During the test phase, these parameters could be extracted if the design is accompanied with a suitable onchip noise monitor [25] .
Conclusion
This paper presents the effect of noise on the performance of a selected group of low power as well as traditional digital design techniques. First, we present a model for the different noise sources in the digital circuits. Then we applied the model to a group of low power and traditional design testing circuits. The results clearly demonstrate that, from the noise immunity point of view, the dual threshold voltage technique is the best among the tested LP schemes having the same performance. In addition, in presence of strong noise, the low V dd paths determine the speed of the dual supply circuits and the high V th paths determine the speed of the dual V th circuits, however the performance of the high V th (dual V th circuits) is better. We also calculate the probable logic error rate in an inverter gate at different biasing and threshold voltages at different noise levels. In future we will extend this work to calculate the logic error rate of the other logic gates and hence we will be able to calculate the logic error rate of a given digital system at different biasing, threshold voltage and noise levels. Therefore we can anticipate the logic error rate of a given digital system during the design phase.
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